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Abstract
Series-stacked server power delivery architectures have been proposed recently that
can achieve much higher energy efficiency than conventional power delivery archi-
tectures. When servers are connected in series, differential power processing (DPP)
converters can be used to regulate the server voltages when the servers are con-
suming different amounts of current. Server-to-bus DPP architecture has unique
advantages among several other DPP architectures such as being able to achieve
the minimum power processed in the DPP converters, and having a higher reli-
ability than other DPP architectures. This work presents the development of a
server-to-bus DPP architecture for server power delivery. The hardware prototype
is built with four 4-to-1 isolated DPP converters with GaN switches. Four 12V
120W Dell servers are used in the bench test to validate the operation of server-
to-bus DPP. 98.99% efficiency is achieved while the servers are running a real-life
data center computational load.
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Chapter 1
INTRODUCTION
With the prevalence of the Internet as well as the increasing demands for
cloud computing, data centers - the hosts of these services - are becoming
more and more important. As the number and size of data centers continue
to grow, so does the electrical power that they consume. In 2014, data centers
in the U.S. consumed an estimated 70 billion kWh, which is approximately
1.8% of the total national electricity consumption that year [2]. With such
a large energy usage, improving the energy efficiency of data centers has
been a focus of research interest. The key component in data centers is the
server, which operates at low DC voltage, typically 12 V or 48 V. Thus, a
power delivery architecture is required to convert the utility AC voltage to
low DC voltage to provide power for the servers. Increasing the efficiency of
this power delivery architecture is a very crucial step in making data centers
more energy efficient [3, 4, 5].
Current power delivery architectures for servers consist of cascaded power
stages. As a typical example, a central rectifier draws from the utility AC
voltage to regulate a DC bus voltage of 48 V. Then for each server, a DC-DC
converter steps down the 48 V to the server’s nominal input 12 V voltage
and supplies its power [5]. The server has numerous point-of-load converters
to supply low voltages (e.g., 1 V, 3.3 V, etc.) to the various digital loads.
Development of efficient and high-density converters for point-of-load conver-
sion is an active area of research [6, 7, 8, 9, 10]. Each power conversion stage
processes the full load power in this process. The system energy efficiency is
directly limited by the efficiency of each power stage.
The series-stacked power delivery architectures are proposed to address the
limitations of the conventional architectures, and can achieve much higher
power delivery efficiency [11]. In the series-stacked architectures, the servers
are connected in series, and differential power processing (DPP) converters
can be used to compensate for the mismatch in the stacked servers’ currents.
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Therefore, the bulk power consumed by the servers flows through the series-
stack without being processed by the power conversion stage, and only the
difference in power between servers is processed by the DPP converters. Us-
ing this technique, the amount of power processed, and the corresponding
power loss, can be greatly reduced compared to conventional architectures,
resulting in extremely high efficiency. There are three basic ways to con-
nect the DPP converters: the server-to-server DPP architecture, server-to-
bus architecture and server-to-virtual-bus architecture, which are depicted
in Fig. 1.1(a), 1.1(b) and 1.1(c), respectively. The first architecture has
been explored in [12, 13, 14], and the third architecture has been studied in
[15, 16]. In [17] the hot-swapping operation of the servers is addressed in
detail. There are also hybrid architectures combining the above mentioned
types, as proposed in [11]. The DPP idea also applies to series-connected
solar cells, where the first, second and third architectures are investigated in
[18], [19] and [20], respectively. In this work, we focus on investigating the
server-to-bus DPP architecture for data center servers.
It should be pointed out that for the series-stacked power delivery archi-
tecture, there are also research efforts that investigate using software only
to compensate for the mismatch between the servers’ currents without using
DPP converters [21]. This approach is not within the scope of this thesis.
The remainder of this thesis is organized as follows. Chapter 2 discusses the
unique features of the server-to-bus power delivery architecture. In Chapter
3, two control methods for the DPP converters in the server-to-bus architec-
ture are described. Chapter 4 introduces the prototype DPP hardware used
in this work, and analyzes the power loss of the GaN-based DPP converter
in detail. The experimental testbed of the architecture as well as the bench
test results are presented in Chapter 5. In Chapter 6, the conclusion and
future work are briefly stated.
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Chapter 2
SERVER-TO-BUS DPP ARCHITECTURE
As can be seen in Fig. 1.1(b) and 1.1(c), the circuit connections of server-
to-bus and server-to-virtual-bus architectures are very similar. The DPP
converters are isolated DC-DC converters with one side connected to the DC
bus (in the server-to-bus architecture shown in Fig. 1.1(b)) or a capacitor,
virtual-bus (in the server-to-virtual-bus architecture shown in Fig. 1.1(c)),
and the other side connected to the server.
The server-to-bus architecture has certain unique advantages compared
with other DPP architectures. Firstly, it can achieve minimum total pro-
cessed power in the DPP converters, and thus obtain the highest possible
theoretical efficiency in power delivery [22]. Secondly, server-to-bus DPP ar-
chitecture has a higher level of reliability than the other two architectures.
These two points are explained below in greater detail.
2.1 Minimum Total Processed Power
The server-to-bus architecture can achieve the minimum total processed
power in converters for most server load distributions in the series-stack.
The other two DPP architectures cannot guarantee minimum total processed
power in all server load distributions. To better understand this, let us as-
sume that in a certain scenario, the servers are drawing current iS1, iS2, . . . ,
iSn as shown in Fig. 1.1(a), 1.1(b) and 1.1(c).
For the server-to-virtual-bus and server-to-server DPP architecture, each
DPP converter’s output current iDPPk is uniquely determined (there is a
only one feasible combination of the operating points of the DPP convert-
ers). The server-to-bus DPP architecture, however, is an under-determined
system, where the DPP converters’ output currents have infinite feasible com-
binations. In fact, there are n limiting variables (iS1 through iSn), but (n+1)
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controllable variables (iDPP1 through iDPPn, plus istring), so there is one ex-
tra degree of freedom. For this architecture, string current istring can be set
to any value as long as the DPP converters’ output currents (iDPP1 through
iDPPn) are controlled correspondingly. Furthermore, some istring values will
yield the combinations of iDPP1 through iDPPn with smaller total processed
power in the DPP converters than other combinations. We can thus control
istring to be the optimal value(s) that results in the minimum total processed
power in the converters of the server-to-bus DPP architecture. The following
analysis will derive the value of the optimal string current in the server-to-bus
architecture.
Let us assume, without loss of generality, that the server currents, as shown
in Fig. 1.1(b), have the relationship
iS1 ≤ iS2 ≤ · · · ≤ iSn. (2.1)
Moreover, for simplicity of analysis, assume 100% efficient converters.
Then, the power processed in the k-th DPP converter PDPPk is
PDPPk = |iDPPk| · vSk, (2.2)
where vSk refers to the k-th server voltage. The objective to minimize, the
total processed power in all the DPP converters PDPP,tot, is
PDPP,tot =
n∑
k=1
PDPPk. (2.3)
If it is further assumed that the server voltages are all well regulated around
the nominal input voltage, and thus
vS1 ≈ vS2 ≈ · · · ≈ vSn ≈ Vnominal, (2.4)
then
PDPP,tot ≈ Vnominal
n∑
k=1
|iDPPk|. (2.5)
The new objective function to be minimized is then just the summation
part
∑n
k=1 |iDPPk|, which is defined as f(istring),
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f(istring) =
n∑
k=1
|iDPPk| =
n∑
k=1
|iSk − istring|. (2.6)
To determine the optimal istring value that will minimize the objective
function in (2.6), we will first simplify this expression and then look at its
derivative. Suppose there are m servers (0 ≤ m ≤ n) whose currents are
smaller than istring. Due to the assumption in (2.1), these servers are just
server 1 to server m. Then f(istring) can be simplified as
f(istring) =
m∑
k=1
(istring − iSk) +
n∑
k=m+1
(iSk − istring), (2.7)
and the derivative is
f ′(istring) = m− (n−m) = 2m− n. (2.8)
To better understand how f(istring) changes with istring, two example cases
with n being even (n = 6) or odd (n = 7) are considered, with the server cur-
rents in both cases listed in Tables 2.1 and 2.2. Example plots for f(istring),
m and (2m−n) in the two example cases are shown in Fig. 2.1 and Fig. 2.2.
It can be seen from the figures that in both cases, as istring increases from 0,
m increases monotonically from 0 to n, and (2m−n), which is also f ′(istring),
increases monotonically from (−n) to n. Moreover, the objective function
f(istring) first decreases and then increases, and reaches the minimum (shown
in red in the plots) when (2m − n) crosses 0. When n = 6, the minimum
happens when m = 3, when iS3 ≤ istring ≤ iS4, or when istring is larger than
the currents of three (half of total) servers. In this case, there is a region
of istring values that are all optimal. When n = 7, the minimum happens
when istring = iS4, or when istring equals to the server current right at the
middle (the ‘median’). In general, when n is even, the optimal string current
istring,opt is any value between iS n
2
and iS(n
2
+1), and when n is odd, the optimal
string current istring,opt is equal to iS n+1
2
, as expressed in Eq. 2.9. For a more
detailed derivation of the optimal string current, readers can refer to [19].
It needs to be pointed out that the currents iSk, istring and voltages vSk are
actually considered in terms of their averaged values in the analysis above.
Due to the switching actions or operations in hysteresis mode of the power
converters as well as the fast-changing nature of computation loads in servers,
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Figure 2.1: The f(istring), m and (2m− n) in the example where n is even.
the instantaneous values of these currents and voltages may fluctuate or
ripple. These ripples are assumed to be small compared with the average
values of these quantities within each control time period, so that their effects
are neglected.
istring,opt =
iS n+12 , if n is odd.any value ∈ [iS n
2
, iS(n
2
+1)], if n is even.
(2.9)
Table 2.1: Server currents in the example where n is even
iS1 [A] iS2 [A] iS3 [A] iS4 [A] iS5 [A] iS6 [A]
5 6 7 8 9 10
Table 2.2: Server currents in the example where n is odd
iS1 [A] iS2 [A] iS3 [A] iS4 [A] iS5 [A] iS6 [A] iS7 [A]
5 6 7 8 9 10 11
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Figure 2.2: The f(istring), m and (2m− n) in the example where n is odd.
2.2 High Reliability
Another feature of the server-to-bus architecture is that it offers high relia-
bility/availability compared with other DPP architectures. Since the server-
to-bus architecture has one extra degree of freedom (one more control handle
than quantities to be controlled), it can actually deliver power to n servers
with only (n − 1) DPP converters. This indicates that it can tolerate one
converter failure, and can still deliver power to all stacked servers. For ex-
ample, if the DPP converter corresponding to the k-th server fails in the
server-to-bus architecture, we can control the string current istring to be the
k-th server’s current (iSk), and control the other DPP converters to inject
or reject currents equal to the difference between this string current and the
corresponding server currents [23]. For the other two DPP architectures, in
the case of a single failure in the DPP converters, the power delivery can no
longer be fulfilled.
As was quantitatively analyzed in detail in [23], due to the reduced power
processed in the converters of the server-to-bus architecture, the reliability
(characterized by down time over a 10 year time period) of the proposed
series-stacked architecture is comparable to the reliability standard of a con-
ventional power delivery architecture.
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Chapter 3
CONTROL FOR SERVER-TO-BUS DPP
ARCHITECTURE
In the series-stacked architectures, the DPP converters must be controlled
properly to compensate for the mismatch between server loads. In this work,
two control methods are used. The first one focuses on only the voltage
regulation of the stacked servers which can be achieved by merely voltage
sensing (no current sensing needed for control). One drawback is that the
string current is not always optimized to achieve minimum power processed
in the system. The second control method controls the string current to be
optimal, and minimizes the total processed power. These two methods will
be discussed in this chapter.
3.1 Voltage Hysteresis Control
The first control method used is bi-directional hysteresis control. A similar
control method successfully achieved voltage regulation of stacked servers
for the server-to-virtual-bus DPP architecture [1]. In this control algorithm,
two hysteresis values ε0 and ε1 are pre-defined, as shown in Fig.3.1. If the
server voltage goes higher than the reference voltage Vref plus ε1, the DPP
converter is controlled to deliver current from the server to bus direction,
until the server voltage is lower than (Vref − ε0). After this the converter is
shut down. If the server voltage goes lower than (Vref − ε1), the converter is
controlled to deliver current from the bus to server direction, until the server
voltage is higher than (Vref + ε0). After this the converter is shut down.
3.2 Optimal String Current Control
As was discussed in Chapter 2, only (n − 1) DPP converters are needed to
keep the n server voltages regulated in the server-to-bus architecture. The
9
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Figure 3.1: Bi-directional hysteresis shape [1].
control for optimal string current makes use of this feature. To control istring
to be the optimal value as shown in Eq. 2.9, we can control the string
current just to follow the (n+1
2
)-th largest server current if n is odd, or the
(n
2
− 1)-th largest server current if n is even. To control the string current
to follow a specific server’s current, we can turn off the single DPP converter
corresponding to that specific server, and keep all other DPP converters
operating as normal with the voltage hysteresis control stated in Section
3.1. In this control method, the server currents are measured, and then
compared to determine which server consumes the (n+1
2
)-th largest current
(if n is odd, or the (n
2
− 1)-th largest if n is even). Then the corresponding
DPP converter is temporarily turned off. In this manner, the string current
is controlled to be optimal in average, and the power processed in the DPP
converters is minimized. In this work, a four-server system is investigated.
Thus the optimal string current is any value between the second and third
largest server current. In the optimal string current control method used in
the experiments, the string current is controlled to follow the second largest
server current.
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Chapter 4
PROTOTYPE DPP HARDWARE FOR THE
SERVER-TO-BUS ARCHITECTURE
The DPP converter in the server-to-bus architecture, as shown in Fig. 1.1(b),
is required to be bidirectional and isolated. For the experimental testbed of
the four-server system in this work, the primary side of the converter is
rated at 48 V, and the secondary side is rated at 12 V, which is the nominal
server input voltage. The dual active bridge (DAB) topology is chosen for
its symmetrical design and simple modulation [24]. In addition to the DPP
converter, a stack initialization circuitry and hot-swapping circuitry are also
needed. These three parts constitute the prototype DPP hardware used in
the server-to-bus architecture of this work. The simplified schematic of the
DPP hardware is shown in Fig. 4.1 and an annotated photograph of the
prototype is shown in Fig. 4.2.
The stack initialization circuitry is used to achieve the voltage balancing
between the series-stacked hardware prototypes when the DC bus is first
applied to the series-stack. The hot-swapping circuitry provides complete
isolation when the server is swapped out from the series-stack, and also lim-
its the in-rush current caused by charging up the large input capacitor of
the server when it is swapped in. Hot-swapping and initialization circuitries
follow the principles explained in [17], which can also provide further de-
tails for interested readers. The following sections will discuss the operation
characteristics of the DPP converter in greater detail.
4.1 Key Features of the GaN-Based DPP Converter
Operation
This section discusses some key features in the operation of the DAB con-
verter. GaN transistors are used in both the primary and secondary side full
bridges, and the efficiency vs. output power plot of the converter is shown
11
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in Fig. 4.3. The key components are listed in Table A.1.
The zero voltage switching (ZVS) feature on all the eight switches, the
impact of the secondary side parasitic inductance on the circuit, and the
impact of the reverse conduction of the eGaN FETs during deadtime will be
introduced below.
4.1.1 Zero Voltage Switching (ZVS)
One important feature of the DAB converter is that ZVS is achieved on all
eight switches in normal operation. To understand this, let us first have a
look at the converter operation in general. Shown in Fig. 4.4 is a detailed
schematic of the DAB converter, and Fig. 4.5 shows the voltage and current
waveforms of the converter under ideal conditions. One period of 5 µs is
shown for the switching frequency fsw of 200 kHz. The converter is operated
with simple phase shift modulation. The primary and secondary side full
bridges generate two 50% duty ratio square waves shifted by a certain phase
value φ. The magnitudes of the two square waves are 48 V and 12 V, which
are just the bus and server side voltages. With a transformer ratio of 4:1, vp
transforms to a 12 V square wave v′p. The voltage across the inductor is just
(v′p − vs), which results in an AC inductor current iL as shown in Fig. 4.5.
The output current of the secondary side full bridge iout can be obtained by
flipping half the period of the inductor current iL waveform when the switches
S6 and S7 are on. Since iout is positive on average, power is delivered from
13
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the bus side to the server side in this situation corresponding to Fig. 4.5.
Now let us focus on the switching intervals and see how ZVS is achieved.
Take the switching event occurring at t = 0 in Fig. 4.5 as an example, when
S1 and S4 are turned on, and S2 and S3 are turned off. Let us first take a
detailed look at the leg of S1 and S2 during this process, and the schematic
of this portion is in Fig. 4.6 with the CDS of each transistor shown. At t = 0,
iL is negative as can be seen in Fig. 4.5. With a 4:1 transformer, we have
iTr1 ≈ 1
4
iL. (4.1)
So iTr1 is also negative at t = 0. When switch S2 is turned off, switch S1
is not turned on until after the deadtime. During this deadtime period, the
negative iTr1 charges C2 and discharges C1. When C1 is fully discharged,
D1 starts to conduct the negative iTr1 current. And after the deadtime has
passed, switch S1 is turned on with zero voltage across it, so ZVS turn-on is
achieved. As for the other pair of switches S3 and S4 in the other leg, the
situation is equivalent to this leg. The transformer current charges the CDS
of S3 while it turns off and discharges the CDS of S4 during the deadtime,
and ZVS turn-on is achieved on S4.
At t = 2.5 µs, when S1 and S4 are turned off, and S2 and S3 are turned
on, the situations for the two legs just flip each other - e.g. the leg of S1 and
S2 is what was the leg of S3 and S4 at t = 0, and thus ZVS is also true here.
From the analysis above, we can see that ZVS turn-on is achieved on all four
switches in the primary side.
In the secondary side, the same analysis can be carried out and we can see
that ZVS turn-on is still achieved in all the four switches. At the rising edge
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Figure 4.5: Voltage and current waveforms of the DAB converter under
ideal conditions.
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Figure 4.6: Detailed schematic of the first leg of the primary side full bridge.
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of the vs waveform in Fig. 4.5, secondary side switches S5 and S8 turn on,
S6 and S7 turn off, and the inductor current iL is positive. Taking the leg
of S5 and S6 as an example, iL charges the CDS of S6 while it turns off and
discharges the CDS of S5 during the deadtime, and ZVS turn-on is achieved
on S5. At the falling edge of the vs waveform in Fig. 4.5, ZVS turn-on is also
true for both legs in the full bridge.
Therefore we can see that all eight switches have the feature of ZVS turn-
on in the DAB converter in normal operation conditions where the above
mentioned polarities of iL are guaranteed. The ZVS feature for the primary
side switches significantly reduces the corresponding switching loss. For the
secondary side, however, the benefits of ZVS are effectively not gained in the
DAB topology, due to the high current of the secondary side together with
the presence of parasitic inductance, as will be shown next.
4.1.2 Impact of Secondary Side Parasitic Inductance
Since the secondary side of the DAB converter is low voltage and high cur-
rent, the presence of parasitic inductances that are in series with the switches
can have large impact on converter operation. The parasitic inductances can
be introduced by device packaging and PCB layout [25, 26, 24]. Shown in
Fig. 4.7 is the schematic of one leg of the secondary side full bridge with
the parasitic inductances included. The parasitic inductances cause the con-
verter operation to be different from the ideal case shown in Fig. 4.5. Fig-
ure 4.8 is the oscilloscope screenshot of the DAB converter operation in a
real experiment. As can be noticed, there are two places where the actual
waveform differs greatly from the ideal one. One is the large overshoot of
the vleg3 waveform. The other one is the small stair in the voltage of the vleg3
waveform every time before the rising or falling edges. These two phenom-
ena are caused by the secondary side parasitic inductances that are in series
with the switches. Let us first look into the second point, which is easier to
understand.
The stair in voltage of the vleg3 waveform happens when the inductor cur-
rent iL charges fast, or when
diL
dt
has large magnitude. Take the voltage stair
that happens before the first rising edge of the vleg3 waveform for an example.
Before the rising edge, switch S6 has been conducting. We then have:
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Figure 4.7: Detailed schematic of one leg of the secondary side full bridge.
vleg3 = (LD,6 + LS,6)
diL
dt
. (4.2)
If iL is changing fast, the induced voltage on the parasitic inductances LD,6
and LS,6 can be large, causing vleg3 to be larger than zero, which is a stair
in the waveform. Using the magnitude of the stair in the vleg3 waveform, we
can actually calculate the parasitic inductance value as
(LD,6 + LS,6) =
vstair
diL
dt
. (4.3)
Using vstair = 1 V and
diL
dt
= 0.08633 A/ns as calculated from the waveform,
we get (LD,6 +LS,6) = 11.58 nH. We can further assume that (LD,i +LS,i) =
11.58 nH for i of 5, 7 and 8.
Next let us move on to the overshoot phenomenon in the vleg3 waveform.
We can still take the first rising edge of the waveform as an example. At
this rising edge, switch S6 turns off and switch S5 turns on, and the inductor
current iL is positive. Just before S6 turns off, the parasitic inductances
(LD,6 + LS,6) are conducting the same current as iL, and since iL is quite
large at this low-voltage high-current side, quite a large amount of energy
17
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Figure 4.8: Oscilloscope screenshot of the DAB converter operation in a
real experiment.
is stored in (LD,6 + LS,6). When S6 turns off, the parasitic inductances
(LD,6 + LS,6) start to charge C6 and the current that they conduct starts to
decrease. At the same time, the current starts to increase in the parasitic
inductances (LD,5 + LS,5) corresponding to S5. Since initial current and
energy in (LD,6+LS,6) are quite large, resonance occurs between the parasitic
inductances (LD,6 + LS,6), (LD,5 + LS,5) and the switch output capacitances
C5 and C6, and large overshoot in voltage takes place. All the initial stored
energy in the parasitic inductances is lost as the resonance is damped down by
parasitic resistances in the resonant paths. After the deadtime, switch S5 is
turned on, and the resonance settles to the steady state value. The switching
loss in this process can be very large, and as is calculated in Section 4.2.2, it
is the largest loss in the DAB converter in this operating condition compared
to other losses such as conduction loss or core loss. A zoomed-in version of
the rising edge in the vleg3 waveform is shown in Fig. 4.9, where the deadtime
for the secondary side switches is 24 ns.
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Figure 4.9: Zoomed-in oscilloscope screenshot of the DAB converter
operation.
4.1.3 Impact of the reverse conduction of the eGaN FETs
during deadtime
The switches of the DAB converter used are the eGaN FETs from EPC Inc.
The eGaN transistors offer a lot of advantages over Si transistors, but one
drawback of the eGaN switches is that the forward voltage drop of their
‘body diode’ can be around 2 V, and is higher than that of a Si-based FET.
Actually eGaN transistors do not have a real body diode as in a Si MOSFET.
It provides reverse conduction during deadtime through another mechanism,
but the voltage drop for this reserve conduction is quite high. Therefore, for
designs with the eGaN FETs, the deadtime needs to be optimized in order
to shorten the reverse conduction time and obtain highest efficiency [27].
As shown in Fig. 4.9, following the rising edge of the vleg1 waveform, there
is a hump. This hump of approximately 2 V in magnitude corresponds to the
reverse conduction of the primary side switch during deadtime. This dead-
time of the primary side switches is 60 ns. For the secondary side, the effect
of the reverse conduction during deadtime can be seen in the vleg3 waveform
in Fig. 4.9. In the ringing immediately after the rising edge, the steady state
value of the voltage is actually about 14 V, which is approximately 2 V higher
than the secondary side voltage of 12 V. After the deadtime, the steady state
19
Table 4.1: Resistances of the inductor, transformer windings, and the
switches
RL [mΩ] RTr1 [mΩ] RTr2 [mΩ] RS1 [mΩ] RS2 [mΩ]
0.18 14.4 2.1 3 1.8
Table 4.2: Conduction loss of the inductor, transformer, and switches
PL,cond [W] PTr1,cond [W] PTr2,cond [W] PS1,cond [W] PS2,cond [W]
0.021 0.106 0.247 0.044 0.42
value of the voltage returns to 12 V.
4.2 Power Loss Analysis
In this section, the power loss originating from different parts of the DAB
converter is analyzed and calculated in detail. The operating condition cor-
responding to Fig. 4.8 with the phase shift value of 20◦ is chosen as the
example in the loss calculation. In this case, power is delivered from the
bus side to the server side with the input power P1 being 127.3 W, output
power P2 being 119.1 W. The total power loss Ploss,tot is 8.2 W, and converter
efficiency is 93.5%. The switching frequency is 200 kHz.
4.2.1 Conduction Loss of Inductor, Transformer and Switches
The conduction loss of the inductor PL,cond can be calculated as
PL,cond = I
2
L,rmsRL, (4.4)
where IL,rms, the rms value of iL shown in Fig. 4.8, is calculated as 10.8377 A,
and RL, the resistance of the inductor winding, is listed in Table 4.1, together
with the resistance values of the other components. The calculated PL,cond
value is listed in Table 4.2, together with the conduction loss values of the
other components. It should be pointed out that skin effect and other high-
frequency effects are not taken into account in this calculation.
The conduction loss of the transformer primary and secondary windings
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PTr1,cond and PTr2,cond can be calculated as
PTr1,cond = (
1
4
IL,rms)
2RTr1 (4.5)
PTr2,cond = I
2
L,rmsRTr2, (4.6)
where RTr1 and RTr2 are the resistance of the primary and secondary wind-
ings of the transformer, respectively, with their values listed in Table 4.1.
Again, skin and proximity effects are not included here. For the calculation
of PTr1,cond in Eq. 4.5, we assume that the current in the primary winding of
the transformer is equal to one-fourth of the current in the secondary wind-
ing. This is assuming the magnetizing inductance of the transformer to be
sufficiently large.
As for the conduction loss of the primary and secondary side switches, since
two switches are connected to the transformer current in each half period,
the losses are calculated as
PS1,cond = (
1
4
IL,rms)
2 × 2RS1 (4.7)
PS2,cond = I
2
L,rms × 2RS2, (4.8)
where RS1 and RS2 are the Rds(on) of the primary and secondary side switches,
respectively.
4.2.2 Switching Loss of the Switches
The switching loss is more complicated than the conduction loss. For the
primary side, since ZVS is achieved, the normal switching loss can be ne-
glected, and the only loss that needs to be considered is the loss from the
reverse conduction voltage drop during deadtime. For the operating condi-
tion corresponding to Fig. 4.8, with the zoomed-in waveforms in Fig. 4.9, the
duration tr-c,1 of the primary side switch reverse conduction is 20 ns. The
conduction current Ir-c,1 is approximately one-fourth of the inductor current
at that moment, which is one-fourth of 8 A. With a reverse conduction volt-
age drop Vr-c,1 of 2 V, the energy lost in one leg of the full bridge during one
switching event is
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Er-c,1 = tr-c,1Vr-c,1Ir-c,1 = 80 nJ. (4.9)
With a switching frequency of 200 kHz, and two switching event in one
period for each leg of the full bridge, the power loss due to reverse conduction
in the primary side switches is
Pr-c,1 = fswEr-c,1 × 2× 2 = 0.064 W. (4.10)
Thus PS1,sw = Pr-c,1 = 0.064 W.
For the secondary side, the switching loss is equal to power lost in reverse
conduction during deadtime as well as in the parasitic inductance ringing
phenomenon. For reverse conduction loss Pr-c,2, with the duration of conduc-
tion tr-c,2 of 20 ns, conduction current Ir-c,2 of 14 A, and a reverse conduction
voltage drop Vr-c,2 of 2 V, the energy lost in one leg of the full bridge during
one switching event is
Er-c,2 = tr-c,2Vr-c,2Ir-c,2 = 560 nJ. (4.11)
Thus
Pr-c,2 = fswEr-c,2 × 2× 2 = 0.448 W. (4.12)
The energy loss from the parasitic inductances per leg per switching event
Epar can be calculated as [24]
Epar =
1
2
· Lseries · I2par ·
Vpk
Vpk − Vsecondary , (4.13)
where Lseries = LD,5 + LS,5 + LD,6 + LS,6, and Ipar is the current in the
parasitic inductances when the switching event happens, which is 14 A. Vpk
is a parameter given in [24] as 32.7 V, and Vsecondary is the secondary side
voltage, which is 12 V. Epar is calculated as 3.5854 µJ. Therefore the power
loss due to the secondary side parasitic inductances is
Ppar = fswEpar × 2× 2 = 2.868 W. (4.14)
The secondary side switching loss is
Psw,2 = Pr-c,2 + Ppar = 3.316 W. (4.15)
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4.2.3 Core Loss of the Transformer and Inductor
The core loss of the transformer is determined by the curves given in the
datasheet [28] of core loss vs Bpk. The peak flux density Bpk is calculated
using the formula in the datasheet
Bpk =
KVprimaryDmax
fswNprimary
, (4.16)
where K is the coefficient of (58 × 102), Dmax is the maximum duty cycle,
which is 50% here, and Nprimary is the number of primary turns, which is 8.
Bpk is calculated as 87 mT, and the corresponding core loss PTr,core = 0.3 W.
The core loss of the inductor is calculated using the online inductor loss
calculator provided by the manufacturer. The online calculator, however,
only supports uni-directional inductor current, whereas the DAB converter
inductor has bi-directional current. To still be able to obtain a proper core
loss value, the inductor rms value setting in the online calculator is set as the
actual rms value in the DAB converter, and the current ripple value setting
is tuned until the inductor temperature matches the measured temperature
value of 40.5 ◦C. The final core loss value obtained is PL,core = 0.15 W.
4.2.4 Power Loss from Auxiliary Circuits
The power loss from auxiliary circuits includes the gate driving loss and the
power consumption of the ICs for control. Another source for power loss is
a resistive voltage divider for sensing the server side voltage for protection
purposes. It has an approximately constant power consumption of 0.012 W.
Since all the gate drivers and IC chips are supported by two LDOs (one for
the Bus side, and the other for the Server side), the rest of the auxiliary loss
is just the power delivered into the two LDOs. So we have
Paux = Pvol-dvd + PLDO,in,1 + PLDO,in,2. (4.17)
For LDO, its input and output current are basically equal, so its input
power PLDO,in is
PLDO,in = VLDO,inILDO,out. (4.18)
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and ILDO,out is just the sum of the current drawn by each of the downstream
ICs.
As for the current drawn by IC chips, most IC datasheets give the typical
current value that the chip draws. One special IC chip is the date driver chip,
as the current that it draws greatly depends on the switch that it drives. The
gate driver chip input current is
IG-dr = PG-dr/VDD,G-dr, (4.19)
where VDD,G-dr=5 V, and
PG-dr = PG-dr-cap + Pbootstrap. (4.20)
The PG-dr-cap is the power loss of charging and discharging the gate capac-
itance of the switch, and Pbootstrap is the power loss of the bootstrap diode in
the gate driver IC. We have
PG-dr-cap = (QG,high-side +QG,low-side)VDD,G-drfsw. (4.21)
And the Pbootstrap is obtained from the curves provided in the datasheet.
The calculated values of the gate driver input currents are IG-dr,1=15.6 mA,
IG-dr,2=11.04 mA. The other ICs draw currents of Iother-IC,1=11.4 mA,
Iother-IC,2=30.5 mA. Thus
PLDO,in,1 = 48 V × (2IG-dr,1 + Iother-IC,1) = 2.0448 W (4.22)
PLDO,in,2 = 12 V × (2IG-dr,2 + Iother-IC,2) = 0.631 W. (4.23)
And
Paux = Pvol-dvd + PLDO,in,1 + PLDO,in,2 = 2.688 W. (4.24)
4.2.5 Summary of the Power Loss Analysis and Design
Considerations for Converter Performance Optimization
From the above power loss analysis, we can get the loss breakdown as shown
in Table 4.3. As can be seen, the power loss on the secondary side switches
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Table 4.3: Loss breakdown of the DAB converter
PL [W] PTr [W] PS1 [W] PS2 [W] Paux [W]
0.171 0.653 0.108 3.736 2.688
is the largest. Inside this loss, the parasitic inductance generated loss makes
up the majority. Therefore layout of the PCB that minimizes the parasitic
inductances on the second side is one key step for converter efficiency opti-
mization. Other than layout, advanced modulation schemes instead of the
simple phase shift modulation may be employed to minimize the loss from
parasitic inductances. The second largest loss in the table is the auxiliary
circuit loss. This arises largely due to the use of high step-down LDOs. Fu-
ture designs may consider using a switching converter to provide the 5 V
logic power needed. All these above calculated losses add up to 7.356 W,
which is not enough to match the measured value of 8.2 W. The difference
may be due to the high-frequency effects that are not considered in the con-
duction losses of the inductor and transformer, and also may be due to the
loss in the aluminum capacitor ESR, the loss in the current sensing wire for
probing the inductor current, the loss in the RC filter for the PWM signals,
and the loss from PCB trace resistance, etc. Future work may investigate
these possibilities.
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Chapter 5
EXPERIMENTAL VERIFICATION
This chapter describes the experimental testbed of the server-to-bus DPP
architecture and discusses the test results. These results verify the effective-
ness of both control methods and the high efficiency of the server-to-bus DPP
architecture.
5.1 Testbed
A testbed for the server-to-bus DPP power delivery architecture is devel-
oped with four Dell Optiplex SX280 servers running Linux operating sys-
tems. Each server has a single 12 V motherboard input, and the DC bus
voltage for the four series-stacked system is 48 V, which is provided by a DC
power supply (HP 6674A). The servers’ computational load is represented
by running the standard Linux stress utility [29], or running the Hadoop
software [30]. The voltage and current data in the system are sampled by
a data acquisition unit (DAQ) from National Instruments at 5000 samples
per second. The currents are converted to voltages with sense resistors and
amplifiers (which are calibrated with an Agilent 34461A 6 1/2 digit mul-
timeter) for the DAQ to sample. The control algorithm for the four DPP
converters is implemented on a single off-board microcontroller (TI C2000
Piccolo F28069). Figure 5.1(a) and 5.1(b) show the schematic drawing and
photo of the testbed respectively.
For future experimental work, a new testbed is planned based on a new
model as the server - the Intel Next-Unit-of-Computing (NUC). NUC is a
smaller sized yet more powerful server than the Dell Optiplex servers. The
new server is just a single motherboard, and to connect it inside the series-
stacked architecture, additional custom-made daughter-board and mother-
board are designed and built, as shown in Fig. 5.2 and 5.3 respectively. The
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Figure 5.2: NUC on its custom-made daughter-board.
Figure 5.3: NUC’s custom-made motherboard.
daughter-board and motherboard are equipped with PCIe edge connectors
through which they are assembled together. An example testbed with four
assembled NUC units is shown Fig. 5.4.
5.2 Experimental Results
The experiment to test the server-to-bus architecture takes 560 seconds in
total, where the servers initialize, operate and execute computation tasks and
finally shut down. When the servers are in operation, the DPP converters
are controlled using both of the above mentioned control methods. These
different situations correspond to nine different time intervals, as shown in the
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Figure 5.4: Example testbed with four assembled NUC units.
detailed current and voltage waveforms in Fig. 5.5. Based on the voltage and
current data, the input power to the system Pin is calculated by multiplying
the bus voltage and current, and the output power Pout is calculated by
summing the multiplication of the individual server voltages and currents.
The power loss Ploss is the difference between Pin and Pout.
Ploss = Pin − Pout. (5.1)
There are various sources for the power loss in the system. Firstly, there is
the power loss from the DPP converters, Ploss,conv. Apart from this, there are
power losses from the current sensing resistors, Ploss,meas; from system wiring,
Ploss,wiring; from the hot-swapping switches, Ploss,HS, etc. Based on these
understandings, two types of power delivery efficiencies are calculated: One
is system-level efficiency, ηsys, where the loss from current sensing resistors
is excluded,
ηsys = 1− Ploss − Ploss,meas
Pin
. (5.2)
The other is power conversion efficiency, ηconv, where the power losses from
current sensing resistors, system wiring and the hot-swapping switches are
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excluded,
ηconv = 1− Ploss − Ploss,meas − Ploss,wiring − Ploss,HS
Pin
. (5.3)
A similar calculation is explained in detail in [17]. A breakdown of the
average input and output powers, the average power loss, the system-level
efficiency ηsys and power conversion efficiency ηconv is given in Table 5.1, and
the average current of each server during each interval is also listed at the
bottom of the table.
As can be seen in Fig. 5.5, all server voltages are regulated to their nominal
12 V throughout the entire test. This verifies the effectiveness of both con-
trol methods for the DPP converters. In the first 125-second time interval,
the servers are initialized. The loads are not so balanced during this period,
and the series-stacked system has not yet achieved it highest efficiency. The
system-level efficiency is calculated as 96.31% and the power conversion effi-
ciency is calculated as 97.21%. Then the next three time intervals (Intervals
2, 3 and 4) represent the scenario when the server loads are quite balanced,
which is very advantageous for the series-stacked power delivery architecture.
Here the four servers are all running the Linux Stress computation tasks for
altogether 150 s. In the first 60 s (Interval 2) and last 30 s (Interval 4), the
DPP converters are controlled with the normal voltage hysteresis control,
and in the second 60 s (Interval 3, shaded area in Fig. 5.5), the converters
are controlled with the optimal string current control. The highest efficien-
cies are achieved here, with the power conversion efficiency reaching 98.99%
and system-level efficiency reaching 97.83% in Interval 2. One may notice
that the efficiencies when the optimal string current control is employed are
slightly lower than those with the normal voltage hysteresis control. Actu-
ally, when the four server loads are very balanced (their currents very close),
the string current will settle at the near-optimal region regardless of whether
one uses the normal voltage hysteresis control or the optimal-string current
control method. The advantage of the optimal string current control is not
apparent in this scenario, and its efficiency may be deteriorated by the larger
voltage ripples and thus larger losses in the stack-side capacitors when try-
ing to regulate the four server voltages using just three DPP converters in
this control method. The benefits brought by the optimized string current
become evident when the server loads are quite unbalanced - when the string
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current with the normal control method may not settle at the optimal value.
This scenario is represented by Intervals 6, 7 and 8, when three servers (server
1, 2 and 4 ) are being stressed while one server is idle (server 3). For the
first 60 s (Interval 6) and last 30 s (Interval 8), the DPP converters are con-
trolled with the voltage hysteresis control, and for the second 60 s (Interval
7, shaded area in Fig. 5.5), the converters are controlled with the optimal
string current control. Now it can be seen that the efficiencies correspond-
ing to the optimal string current control are higher than with the voltage
hysteresis control method. There is a 0.66% boost in power conversion effi-
ciency when changing from the normal hysteresis control (Interval 6) to the
optimal string current control (Interval 7), and a 0.85% efficiency drop when
changing from the optimal string current control (Interval 7) back to the
normal hysteresis control (Interval 8). Also it can be noted that the string
current rises from 8.77 A to 10.27 A when changing from the normal voltage
hysteresis control to the optimal string current control, where the average
string current < istring > is effectively equal to the second largest sever cur-
rent iS2 (< istring > is slightly larger as shown in Table 5.1 because a small
portion of it also flows to power the logic circuits in the DPP converters).
After these three intervals, the servers are shut down in Interval 9. Interval
5 is an interval between the two long computation tasks, during which the
four servers are idle. Over the entire experiment period, the system-level effi-
ciency and power conversion efficiency are calculated as 96.35% and 97.42%,
respectively.
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Chapter 6
CONCLUSION
This thesis presents the first proof-of-concept experimental demonstration of
a fully operational server-to-bus DPP architecture for data center power de-
livery. The server-to-bus DPP architecture has its unique advantages of being
able to achieve the minimum power processed in the DPP converters, as well
as having higher reliability than other DPP architectures. DAB converters
with GaN switches are used as the DPP converters in the prototype. 98.99%
efficiency is achieved while the servers are running real-life data center op-
eration. This work also shows with experiments that the server-to-bus DPP
architecture can deliver power to n servers with only (n− 1) DPP converters
in operation, which implies that the server-to-bus architecture can tolerate
one converter failure. Future work will include the hot-swapping operations
of the servers as well as optimization of the system to further improve power
delivery efficiency.
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Appendix A
PROTOTYPE DPP HARDWARE
COMPONENT LIST AND PCB LAYOUT
Table A.1: The key components of the DPP converter
GaN Switches EPC 2032 (Bus side)
EPC 2030 (Server side)
GaN Gate Drivers TI LM5113
Transformer Coilcraft PL300-100L, 8:2 turns
Inductor Coilcraft SLC1480-201ML, 200 nH
Cin ceramics 8× 1 µF, TDK
aluminum 2× 68 µF SMD, Panasonic
Cout ceramics 8× 4.7 µF, TDK
aluminum 2× 1 mF SMD, Panasonic
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Appendix B
KEY MICROCONTROLLER CODE
1 // Sampling s tack v o l t a g e s and s e r v e r cu r r en t s
2
3 i n t e r r u p t void a d c i s r ( void )
4 {
5 // t h i s happens @ every sw i tch ing c y c l e (= 5mus per iod )
6
7 i f ( adc count V >= ( sampling time V − adc d iv ide r V ) ) // l a s t
n measurements , t h i s i f takes ˜300 ns
8 {
9 V4 [ adc i V ] = AdcResult .ADCRESULT1; // V4 / 6
10 V3 [ adc i V ] = AdcResult .ADCRESULT2; // V3 / 12
11 V2 [ adc i V ] = AdcResult .ADCRESULT3; // V2 / 18
12 V1 [ adc i V ] = AdcResult .ADCRESULT4; // V1 / 24
13 adc i V += 1 ;
14 }
15 i f ( adc count I == 399) // every 2000mus
16 {
17 I4 [ a d c i I 1 ] = AdcResult .ADCRESULT0;
18 I3 [ a d c i I 1 ] = AdcResult .ADCRESULT5;
19 I2 [ a d c i I 1 ] = AdcResult .ADCRESULT6;
20 I1 [ a d c i I 1 ] = AdcResult .ADCRESULT7;
21 a d c i I 1 += 1 ;
22 adc count I = 0 ;
23 }
24 e l s e
25 {
26 adc count I += 1 ;
27 }
28 i f ( a d c i I 1 == 10) // c o l l e c t e d f o r 20ms
29 {
30 I 1 f i r s t s u m [ a d c i I 2 ] = 0 ;
31 I 2 f i r s t s u m [ a d c i I 2 ] = 0 ;
32 I 3 f i r s t s u m [ a d c i I 2 ] = 0 ;
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33 I 4 f i r s t s u m [ a d c i I 2 ] = 0 ;
34 f o r ( a d c i I 1 = 0 ; a d c i I 1 < 10 ; a d c i I 1++)
35 {
36 I 1 f i r s t s u m [ a d c i I 2 ] += I1 [ a d c i I 1 ] ;
37 I 2 f i r s t s u m [ a d c i I 2 ] += I2 [ a d c i I 1 ] ;
38 I 3 f i r s t s u m [ a d c i I 2 ] += I3 [ a d c i I 1 ] ;
39 I 4 f i r s t s u m [ a d c i I 2 ] += I4 [ a d c i I 1 ] ;
40 }
41 a d c i I 2 += 1 ;
42 a d c i I 1 = 0 ;
43 }
44 i f ( a d c i I 2 == 50) // reached the i c o n t r o l per iod o f 1 s
45 {
46 a d c I r e a d y f l a g = 1 ;
47 a d c i I 2 = 0 ;
48 }
49 i f ( adc count V == sampling time V − 1) // reached the v
c o n t r o l per iod o f 500mus
50 {
51 GpioDataRegs .GPBTOGGLE. b i t . GPIO33 = 1 ;
52 adc V ready f l ag = 1 ;
53 adc count V = 0 ;
54 }
55 e l s e
56 {
57 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear ADCINT1
f l a g r e i n i t i a l i z e f o r next SOC
58 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; // Acknowledge
i n t e r r u p t to PIE
59 adc count V += 1 ;
60 }
61 re turn ;
62 }
63
64
65
66 // Determining which DPP conver t e r to be temporar i ly turned o f f
67
68 void Determine Off Dpp ( )
69 {
70 I s 1 = 0 ;
71 I s 2 = 0 ;
72 I s 3 = 0 ;
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73 I s 4 = 0 ;
74
75 f o r ( a d c i I 2 = 0 ; a d c i I 2 < 50 ; a d c i I 2++)
76 {
77 I s 1 += ( I 1 f i r s t s u m [ a d c i I 2 ] ) ;
78 I s 2 += ( I 2 f i r s t s u m [ a d c i I 2 ] ) ;
79 I s 3 += ( I 3 f i r s t s u m [ a d c i I 2 ] ) ;
80 I s 4 += ( I 4 f i r s t s u m [ a d c i I 2 ] ) ;
81 }
82
83 I s o r t [ 0 ] = I s 1 ;
84 I s o r t [ 1 ] = I s 2 ;
85 I s o r t [ 2 ] = I s 3 ;
86 I s o r t [ 3 ] = I s 4 ;
87
88 f o r ( j = 0 ; j < 2 ; j++)
89 {
90 f o r ( k = 0 ; k < (3 − j ) ; k++)
91 {
92 i f ( I s o r t [ k ] > I s o r t [ k+1])
93 {
94 swap = I s o r t [ k ] ;
95 I s o r t [ k ] = I s o r t [ k +1] ;
96 I s o r t [ k+1] = swap ;
97 }
98 }
99 }
100
101 i f ( I s 1 == I s o r t [ 2 ] )
102 o f f dpp = 1 ;
103 i f ( I s 2 == I s o r t [ 2 ] )
104 o f f dpp = 2 ;
105 i f ( I s 3 == I s o r t [ 2 ] )
106 o f f dpp = 3 ;
107 i f ( I s 4 == I s o r t [ 2 ] )
108 o f f dpp = 4 ;
109
110 a d c i I 2 = 0 ;
111 }
mcu code.c
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